SDLS075

- Parallel Inputs and Outputs
- Four Operating Modes: Synchronous Parallel Load Right Shift Left Shift Do Nothing
- Positive Edge-Triggered Clocking
- Direct Overriding Clear

түре	TYPICAL MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION
'19 4	36 MHz	195 mW
'L\$194A	36 MHz	75 mW
' S194	105 MHz	425 mW

description

These bidirectional shift registers are designed to incorporate virtually all of the features a system designer may want in a shift register. The circuit contains 46 equivalent gates and features parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

Inhibit clock (do nothing) Shift right (in the direction Q_A toward Q_D) Shift left (in the direction Q_D toward Q_A) Parallel (broadside) load


Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, SO and S1, high. The data are loaded into the associated flip-flops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when SO is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When SO is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial input.


Clocking of the shift register is inhibited when both mode control inputs are low. The mode controls of the SN54194/SN74194 should be changed only while the clock input is high.

SN54194, SN54LS194A, SN54S194, SN74194, SN74LS194A, SN74S194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS March 1974-REVISED MARCH 1988

MARCH 1974-REVISED MARCH 1988




SN54LS194A, SN54S194 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D. J. N. and W packages.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications por the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SN54194, SN54LS194A, SN54S194 SN74194, SN74LS194A, SN74S194 **4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS**


					FUNCTIO	N T	ABLE							
				INPUT	S						OUT	PUTS]н
	MC	DE	01.00%	SE	IAL _		PARA	LLEI	L		~		0-	
CLEAR	S1	SO	CLOCK	LEFT	RIGHT	Α	В	С	D	QA	QB	αc	αD	×
L	x	X	x	X	х	X	х	х	Х	L	L	L	F	1
н	х	х	L	x	x	X	х	х	х	Q _{A0}	Q _{B0}	0 _{C0}	a _{D0}	a.
н	н	н	1	x	х	a	b	c	d	а	b	с	đ	0
н	L	н	† †	х	H.	X	х	х	х	н	Q _{An}	Qgn	Q _{Cn}	-
н	L	н	† 1	x	L	x	х	х	х	L	0 _{An}	0 _{Bn}	Q _{Сп}	
н	н	L	†	н	х	x	х	х	х	QBn	Q _{Cn}	a _{Dn}	н	٥
н	н	L	1	L	х	х	х	х	х	QBn		Q _{Dn}	L	-
н	L	L	×	x	х	х	х	х	х	1	σ_{B0}	$\mathbf{Q}_{\mathbf{CO}}$	QDO	1

- high level (steady state)
 - low level (steady state)
- irrelevant (any input, including transitions)
- transition from low to high level
- c, d = the level of steady-state input at inputs A, B, C, or D, respectively.
- $(0, \Omega_{BO}, \Omega_{CO}, \Omega_{DO})$ the level of Ω_A , $\Omega_B, \Omega_C, \text{ or } \Omega_D$, respectively, before the indicated steady-state input conditions were established.
- $n, Q_{Bn}, Q_{Cn}, Q_{Dn} =$ the level of Q_A , QB, QC, respectively, before the mostrecent T transition of the clock.

schematics of inputs and outputs









TEXAS INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

SN54LS194A, SN54S194 SN74LS194A, SN74S194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS



TEXAS INSTRUMENTS

SN54194, SN54LS194A, SN54S194, SN74194, SN74LS194A, SN74S194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS



typical clear, load, right-shift, left-shift, inhibit, and clear sequences



SN54194, SN74194 **4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)						 													7 V
Input voltage																			
Operating free-air temperature range: SN54194	ŀ.				1	 										_	55°	C to	125°C
SN74194	ŀ.																0	°Cı	o 70°C
Storage temperature range	· .	,		•		 	•	•	•	•	•	•	•	•		_	65°	C to	150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			SN5479	4		SN7419	4	UNIT
		MIN	NÔM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	5,5	4.75	5	5.25	V
High-level output current, IOH				-800			-800	μA
Low-level output current, IOL				16			16	mA
Clock frequency, fclock		0		25	0		25	MHz
Width of clock or clear pulse, tw		20			20			ns
	Mode control	30			30			ns
Setup time, t _{su}	Serial and parallel data	20			20			ns
	Clear inactive-state	25			25			ns
Hold time at any input, t _h		0			0			ns
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

-			Nortoust		SN5419	4		SN7419	4	
	PARAMETER	TESTCO	NDITIONS	MIN	түр‡	мах	MIN	TYP‡	MAX	UNIT
∀н	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.8			0.8	V
VIK	Input clamp voltage	V _{CC} = MIN,	lj =12 mA			-1.5			-1.5	V
vон	High-level output voltage	V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OH} = -800 μA	2.4	3.4		2.4	3.4		v
Vol	Low-level output voltage	V _{CC} = MIN, VIL = 0.8 V,	V _{IH} = 2 V, IOL = 16 mA		0.2	0.4		0.2	0.4	v
<u>η</u>	Input current at maximum input voltage	V _{CC} = MAX,	V1 = 5.5 V			1			1	mA
ΠН	High-level input current	V _{CC} = MAX,	V _I = 2.4 V			40			40	μA
41	Low-level input current	VCC = MAX,	Vi = 0.4 V			-1.6	_		-1.6	mA
los	Short-circuit output current §	V _{CC} = MAX		-20		-57	-18		-57	mA
lcc	Supply current	V _{CC} = MAX,	See Note 2		39	63		39	63	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$. §Not more than one output should be shorted at a time.

NOTE 2: With all outputs open, inputs A through D grounded, and 4.5 V applied to S0, S1, clear, and the serial inputs, I_{CC} is tested with a momentary GND, then 4.5 V applied to clock.

switching characteristics, VCC = 5 V, TA = 25 °C

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
fmax	Maximum clock frequency	- C(= 15 pF,	25	36		MHz
TPHL	Propagation delay time, high-to-low-level output from clear	$- R_{I} = 400 \Omega_{r}$		19	30	ns
tPLH	Propagation delay time, low-to-high-level output from clock	- See Figure 1		14	22	ns
tPHL	Propagation delay time, high-to-low-level output from clock	Jee rigure i		17	26	ns

Texas INSTRUMENTS POST OFFICE BOX 655012 + DALLAS, TEXAS 75265

SN54LS194A, SN74LS194A 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)					 								7 V
Input voltage					 								7 V
Operating free-air temperature range:	SN54LS194A				 						_	55°C to 1	125°C
	SN74LS194A			,	 							0°C to	70°C
Storage temperature range		• •	·		 	•			•		_	·65°C to 1	150°C

NOTE 1: Voltage values are with respect to network ground terminal,

recommended operating conditions

		SN	54LS19	4A	SN	74LS19	94A	1
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH	<u> </u>			-400	·		-400	μA
Low-level output current, IOL		1		4	1		8	mA
Clock frequency, fclock		0		25	0		25	MHz
Width of clock or clear pulse, tw		20			20			ns
	Mode control	30			30			D5
Setup time, t _{su}	Serial and parallel data	20			20			ns
	Clear inactive-state	25			25			п5
Hold time at any input, ^t h		0			0			٨s
Operating free-air temperature, TA		55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER				SN	54LS19	4A	SN	74LS19	4A	
	PARAMETER	1	SICUNDIIN	2012.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			2			v
VIL	Low-level input voltage						0.7			0.8	V
٧ı	Input clamp voltage	V _{CC} = MIN,	lj ≈ −18 mA	•	1		-1.5			-1.5	• V
۷он	High-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max	V _{IH} = 2 V, , I _{OH} = -400	μA	2.5	3.5		2.7	3,5		v
		V _{CC} = MIN,	V _{IH} = 2 V,	IOL = 4 mA		0.25	0.4	<u> </u>	0.25	0.4	v
VOL	Low-level output voltage	VIL = VIL max		10L = 8 mA					0.35	0.5	v
4	Input current at maximum input voltage	V _{CC} = MAX,	V ₁ = 7 V				0.1			0.1	mA
Чн	High-level input current	V _{CC} = MAX,	VI = 2.7 V				20			20	μA
μL	Low-level input current	V _{CC} = MAX,	V ₁ = 0.4 V				-0,4			-0.4	mΑ
los	Short-circuit output current §	V _{CC} = MAX			-20		-100	-20		-100	mА
lcc	Supply current	V _{CC} = MAX,	See Note 2			15	23		15	23	mА

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at V_{CC} = 5 V, T_A = 25°C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open, inputs A through D grounded, and 4.5 V applied to S0, S1, clear, and the serial inputs, I_{CC} is tested with a momentary GND, then 4.5 V, applied to clock.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25 °C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax	Maximum clock frequency	Ci = 15 pF	25	36		MHz
^t PHL	Propagation delay time, high-to-low-level output from clear	CL = 15 pF, Βι = 2 kΩ,		19	30	ns
^t PLH	Propagation delay time, low-to-high level output from clock	See Figure 1		14	22	វាន
tPHL	Propagation delay time, high-to-low level output from clock	See Figure 1		17	26	ns

TEXAS INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

SN54S194, SN74S194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)				-												7V
Input voltage																• • · . 5.5 V
Operating free-air temperature range:	SN54S194			-	-					-	-	-				–55°C to 125°C
	SN74S194	•	• •							•						. 0°C to 70°C
Storage temperature range	• • • • •	•	• •	•	٠	• •	-	•	• •	•	•	•	•	•	-	–65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			N54519	94	94],,,,,,		
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}	<u></u>	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-1	f			mA
Low-level output current, IOL		1		20	—		20	mA
Clock frequency, fclock		0		70	0		70	MHz
Width of clock pulse, tw(clock)		7			7	•		ns
Width of clear pulse, tw(clear)		12	-		12			ns
	Mode control	11	_		11			ns
Setup time, t _{su}	Serial and parallel data	5			5			пѕ
	Clear inactive-state	9			9		·	ns
Hold time at any input, t _h		3	-	_	3			ns
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[PARAMETER	TEST CONDITIONS [†]	5	SN54S19	14	SN74S194			
i		TEST CONDITIONS	MIN	TYP [‡]	MAX	MIN	TYP [‡]	MAX	UNIT
Ин	High-level input voltage		2			2			v
VIL	Low-level input voltage		1		0.8		·	0.8	V
Viк	Input clamp voltage	V _{CC} = MIN, I ₁ =18 mA	1		-1.2			-1.2	V
∨он	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, V _{OH} = -1 mA	2,5	3.4		2.7	3.4		v
Vol	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 20 mA			0.5			0.5	v
1	Input current at maximum input voltage	V _{CC} = MAX, V ₁ = 5.5 V	1		1			1	mA
Чн	High-level input current	V _{CC} = MAX, V ₁ = 2.7 V	<u> </u>		50			50	μA
1IL	Low-level input current	V _{CC} = MAX, V _I = 0.5 V			-2	-		2	mA
los	Short-circuit output current§	V _{CC} = MAX	-40		-100	-40		-100	mA
		VCC = MAX, See Note 2	1	85	135		85	135	-
ICC	Supply current	V _{CC} = MAX, T _A = 125°C, W package See Note 2			110				mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [†]All trained values are as $M_{\rm eff} = 5 M_{\rm eff} = 50^{\circ}$ G

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

 $rac{9}{3}$ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open, inputs A through D grounded, and 4.5 V applies to S0, S1, clear, and the serial inputs, I_{CC} is tested with a momentary GND, then 4.5 V, applied to clock.


switching characteristics, V_{CC} = 5 V, T_A = 25 °C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax	Maximum clock frequency	0 - 15 -5	70	106		MHz
TPHL	Propagation delay time, high-to-low-level output from clear	- CL ≈ 15 pF,		12.5	18.5	ns
^t PLH	Propagation delay time, low-to-high-level output from clock	$R_{L} = 280 \Omega,$	4	8	12	nŝ
t PHL	Propagation delay time, high-to-low-level output from clock	See Figure 1	4	11	16.5	nS



SN54194, SN54LS194A, SN54S194, SN74194, SN74LS194A, SN74S194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS


PARAMETER MEASUREMENT INFORMATION



LOAD FOR OUTPUT UNDER TEST

. TEST TABLE FOR SYNCHRONOUS INPUTS

DATA INPUT		SO	OUTPUT TESTED
FOR TEST	S1	50	(SEE NOTE E)
Α	4.5 V	4.5 V	Ω _A at t _{n+1}
В	4.5 V	4.5 V	QB at tn+1
с	4.5 V	4.5 V	QC at tn+1
D	4.5 V	4.5 V	QD at tn+1
L Serial Input	4.5 V	0 V	Q _A att _{n+4}
R Serial Input	٥v	4.5 V	QD at tn+4



NOTES: A. The clock pulse generator has the following characteristics: $Z_{out} \approx 50 \Omega$ and PRR \leq 1 MHz, For '194, $t_r \leq$ 7 ns and $t_f \leq$ 7 ns. For 'LS194A, $t_r \leq$ 15 ns and $t_f \leq$ 6 ns. For 'S194, $t_r \leq$ 2.5 ns and $t_f \leq$ 2.5 ns. When testing f_{max}, vary PRR.

- B. C₁ includes probe and jig capacitance.
- C. All diodes are 1N3064 or 1N916.
- D. A clear pulse is applied prior to each test.
- E. For '194 and 'S194, V_{ref} = 1.5 V; for 'LS194A, V_{ref} = 1.3 V.
- F. Propagation delay times (tpLH and tpHL) are measured at tn+1. Proper shifting of data is verified at tn+4 with a functional test.
- G. $t_n = bit time before clocking transition.$
 - t_{n+1} = bit time after one clocking transition. t_{n+4} = bit time after four clocking transitions.

FIGURE 1-SWITCHING TIMES





28-Nov-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
7604001EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7604001EA SNJ54S194J	Samples
7604001FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7604001FA SNJ54S194W	Samples
7604001FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7604001FA SNJ54S194W	Samples
JM38510/07601BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07601BEA	Samples
JM38510/07601BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07601BEA	Samples
JM38510/07601BFA	NRND	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07601BFA	
JM38510/07601BFA	NRND	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07601BFA	
JM38510/30601B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30601B2A	Samples
JM38510/30601B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30601B2A	Samples
JM38510/30601BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30601BEA	Samples
JM38510/30601BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30601BEA	Samples
JM38510/30601BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30601BFA	Samples
JM38510/30601BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30601BFA	Samples
M38510/07601BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07601BEA	Samples
M38510/07601BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07601BEA	Samples
M38510/07601BFA	NRND	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07601BFA	
M38510/07601BFA	NRND	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 07601BFA	



PACKAGE OPTION ADDENDUM

28-Nov-2015

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
M38510/30601B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30601B2A	Sample
M38510/30601B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 30601B2A	Sample
M38510/30601BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30601BEA	Sample
M38510/30601BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30601BEA	Sample
M38510/30601BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30601BFA	Sample
M38510/30601BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 30601BFA	Sample
SN54194J	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI	-55 to 125		
SN54194J	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI	-55 to 125		
SN54LS194AJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS194AJ	Sampl
SN54LS194AJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS194AJ	Sampl
SN54S194J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54S194J	Sampl
SN54S194J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54S194J	Sampl
SN74194N	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI	0 to 70		
SN74194N	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI	0 to 70		
SN74LS194AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS194A	Sampl
SN74LS194AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS194A	Sampl
SN74LS194ADG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS194A	Sampl
SN74LS194ADG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS194A	Sampl
SN74LS194AN	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS194AN	Sampl
SN74LS194AN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS194AN	Sampl
SN74LS194AN3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	0 to 70		



PACKAGE OPTION ADDENDUM

28-Nov-2015

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Sample
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LS194AN3	OBSOLETE	E PDIP	Ν	16		TBD	Call TI	Call TI	0 to 70		
SN74LS194ANE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS194AN	Sample
SN74LS194ANE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS194AN	Sample
SN74S194N	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI	0 to 70		
SN74S194N	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI	0 to 70		
SN74S194N3	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI	0 to 70		
SN74S194N3	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI	0 to 70		
SNJ54LS194AFK	NRND	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54LS 194AFK	
SNJ54LS194AFK	NRND	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54LS 194AFK	
SNJ54LS194AJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS194AJ	Sampl
SNJ54LS194AJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS194AJ	Sampl
SNJ54LS194AW	NRND	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS194AW	
SNJ54LS194AW	NRND	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS194AW	
SNJ54S194FK	NRND	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54S 194FK	
SNJ54S194FK	NRND	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54S 194FK	
SNJ54S194J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7604001EA SNJ54S194J	Sampl
SNJ54S194J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7604001EA SNJ54S194J	Samp
SNJ54S194W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7604001FA SNJ54S194W	Samp
SNJ54S194W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	7604001FA SNJ54S194W	Sampl

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.





www.ti.com

28-Nov-2015

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54194, SN54LS194A, SN54S194, SN74194, SN74LS194A, SN74S194 :

• Catalog: SN74194, SN74LS194A, SN74S194

• Military: SN54194, SN54LS194A, SN54S194

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product



PACKAGE OPTION ADDENDUM

28-Nov-2015

• Military - QML certified for Military and Defense Applications

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated